Accelerating Edge AI with Morpher: An Integrated Design, Compilation and Simulation Framework for CGRAs

Dhananjaya Wijerathne, Zhaoying Li, Tulika Mitra School of Computing, National University of Singapore {dmd, zhaoying, tulika}@comp.nus.edu.sg



Domain Specific vs Reconfigurable Accelerators



CGRA: Supporting Diverse Dataflows



Coarse-Grained Reconfigurable Array (CGRA)

- **CGRA Architecture**: A power-efficient mesh of processing elements, each equipped with an ALU, register file, configuration memory, switches, and on-chip memory.
- **Execution Model**: CGRAs' flexibility lies in the compiler-generated execution schedules and configurations, adapting to different application kernels mapped onto the CGRAs.



CGRA Architecture



Coarse-Grained Reconfigurable Array (CGRA)



Sambanova Reconfigurable Dataflow Unit (RDU)



Renesas Dynamic Reconfigurable Processor (DRP) Commerc



Samsung Reconfigurable Processor (SRP)



Wave DPU







NUS HyCUBE





5

NUS PACE



HyCUBE CGRA @ NUS 2019



4x4 CGRA, TSMC 40nm

NUS HyCUBE: 90 MOPS/mW Samsung SRP: 22 MOPS/mW ARM CPU: 2.6 MOPS/mW Xilinx FPGA: 25 MOPS/mW



PACE CGRA+RISC-V SoC: NUS + IME 2023



8x8 CGRA: 582 GOPS/W at 0.45V, 40nm ULP 1.1 mW at 10MHz Estimated 1 TOPS/W at 22nm





Institute of Microelectronics

PACE CGRA SoC: NUS + IME

音度主动自然者的复数声声声的声音声音声音



NUS MLIR-Based End-to-End Compiler



- End2End compiler that bridges the gap between ML frameworks and the Morpher toolchain by leveraging the power of MLIR (Mult-level intermediate representation).
 - Support complex applications
 - Support heterogeneous system (RISC-V & CGRA) compilation
 - Leveraging MLIR builtin dialects and passes (linalg, std, scf...)



Application mapping on CGRA

- Target: a loop kernel from applications
- Mapping the dataflow graph (DFG) of the loop body on to the CGRA

N1

DFG

2x2 CGRA

F1

F3

N3

F4

- Placement: assigning DFG operations to ALUs
- Routing: mapping data signals using wires and registers





Application mapping on CGRA

- Software pipelined schedule
- Goal: Mapping with minimum initiation interval
- Initiation interval (II) = cycle difference between initiation of consecutive iterations
- Low II -> High performance



Low performance mapping with II = 2 cycles

High performance mapping with II = 1 cycles



Morpher: An Integrated Compilation and Simulation Framework for CGRA

- Fully automated end-to-end CGRA compilation, architecture generation and simulation framework
 - Flexible architecture specification language
 - Efficient mapping algorithms
 - Automatic RTL generation & cycle-accurate simulation stores to validate the compilation results
 - Fully open-source with easily modifiable modular code base



I	CGRA-ME	Pillars	Open-CGRA	CCF	Morpher	
DEC Constation	Models control divergence	Х	Х	\checkmark	\checkmark	\checkmark
DI O Generation	Recurrence edges	Х	Х	\checkmark	\checkmark	\checkmark
	Adapt user defined architectures	\checkmark	\checkmark	\checkmark	Х	\checkmark
Architecture Modelling	Multi-hop connections	Х	Х	Х	Х	\checkmark
	Different memory organizations	Х	Х	\checkmark	Х	\checkmark
	Architecture adaptive mapping	\checkmark	\checkmark	Х	Х	\checkmark
P&R Mapper	Data lay out aware mapping	Х	Х	Х	Х	\checkmark
	Recurrence aware mapping	Х	Х	\checkmark	\checkmark	\checkmark
	Cy cle accurate simulation	Х	\checkmark	\checkmark	\checkmark	\checkmark
Simulation & validation	Test data generation	Х	Х	Х	Х	\checkmark
	Validation against test data	Х	Х	Х	Х	\checkmark
	Generate RTL	\checkmark	\checkmark	\checkmark	Х	\checkmark
Hardware Generation	Infer control paths	Х	\checkmark	\checkmark	Х	\checkmark
	Infer multiplexers	Х	Х	Х	Х	\checkmark

SCAN ME



Overview





Overview













Experimental Study

- Target CGRA Design: 8x8 PE array with 8 data memories on boundary PEs
 - Logically divided into four clusters:
 - Each with a 4x4 PE array and two 8kB memory banks
- Accelerating ML Workloads:
 - Focus on GEMM and CONV Kernels
 - Kernel Dimensions & Tile Sizes:
 - GEMM: Dimension of $64 \times 64 \times 64$; Tile Size: $64 \times 16 \times 64$
 - CONV: Dimension of 64 x 64 x 64 × 3 x 3; Tile Size: 64 x 64 × 1 × 3 x 3





GEMM Mapping



Convolution Mapping



1	//Sequential loop: from off-chip to on-chip
2	<pre>for i.0 in range (01/ X*TO1):</pre>
3	<pre>for j.0 in range (02/ Y*TO2):</pre>
4	<pre>for c.0 in range(Co/ TCo):</pre>
5	// Parallel loop: CGRA clusters
6	<pre>for x in range(X):</pre>
7	<pre>for y in range(Y):</pre>
8	// Single CGRA level
9	<pre>for i in range(TO1):</pre>
10	<pre>for j in range(TO2):</pre>
11	<pre>for c in range(TCo):</pre>
12	temp = 0;
13	<pre>for k1 in range(K):</pre>
14	<pre>for k2 in range(K):// map this:</pre>
15	temp += I[] * W[];
16	O[] = temp;





Micro kernel mapping on GEMM



Micro kernel mapping on Convolution



Performance comparison

					Data	Total	
				Compute	transfer time	execution	
Kernel	Nodes	II (MII)	Utilization	time (ms)*	(ms)*	time (ms)*	Speedup
GEMM	26	4 (4)	40.63%	0.56	2.13	2.69	1×
GEMM-U	58	6 (4)	60.42%	0.25	2.13	2.38	1.1×
GEMM-U-C	79	8 (8)	61.72%	0.27	0.49	0.76	3.5×
CONV	27	4 (4)	42.19%	8.32	306.38	314.7	1×
CONV-U-C-1	100	12 (7)	52.08%	1.53	12.75	14.28	22×
CONV-U-C-2	153	11 (10)	86.93%	1.26	11.19	12.45	25.2×

* At 100 MHz CGRA frequency, 50 MBps host-to-CGRA data rate (GPIO)



Conclusion

- Morpher CGRA compilation and simulation framework
 - Flexible to model modern CGRA architectures
 - Map complex workloads with a higher mapping quality at a shorter compilation time
 - Automatic RTL generation & cycle-accurate simulation to validate the compilation results
- Fully open-source
 - Modular codebase
 - Easy to modify
- Open source repository:
 - https://github.com/ecolab-nus/morpher-v2







Thank you!

